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Although qubit coherence times and gate fidelities are continuously improving, logical encoding is
essential to achieve fault tolerance in quantum computing. In most encoding schemes, correcting or
tracking errors throughout the computation is necessary to implement a universal gate set without
adding significant delays in the processor. Here we realize a classical control architecture for the fast
extraction of errors based on multiple cycles of stabilizer measurements and subsequent correction.
We demonstrate its application on a minimal bit-flip code with five transmon qubits, showing that
real-time decoding and correction based on multiple stabilizers is superior in both speed and fidelity
to repeated correction based on individual cycles. Furthermore, the encoded qubit can be rapidly
measured, thus enabling conditional operations that rely on feed-forward, such as logical gates. This
co-processing of classical and quantum information will be crucial in running a logical circuit at its
full speed to outpace error accumulation.
I. INTRODUCTION
Fault-tolerant quantum computation offers the poten-
tial for vast computational advantages over classical com-
puting for a variety of problems [1]. The implementation
of quantum error correction (QEC) is the first step to-
wards practical realization of any of these applications.
This typically requires detecting the occurrence of an
error by performing a stabilizer measurement, followed by
either a corrective action on the physical device (active
QEC), or a frame-update in software (passive QEC) [2–4].
In either case, these checkpoints must occur regularly
to protect a quantum state throughout the computation.
To do that, one needs to rapidly measure the stabilizers
with high fidelity and without disrupting the encoded
qubit. In spite of these challenges, recent progress has
been made in repetitive stabilizer measurements across a
diverse range of physical architectures including trapped
ions [5, 6], superconducting qubits [7–11], and defects in
diamond [12].
Active feed-forward control is useful not only for active
error correction [13–16], but also for other QEC schemes
employing state injection and magic-state distillation [3,
17], both of which may be used in implementations of a
universal logical gate set. In all cases, determining the
appropriate control and implementing it in real time with
minimal latency is a particularly attractive capability for
efficient error correction techniques [4].
Furthermore, when the stabilizer measurements cannot
be trusted as they themselves are error-prone, one can
introduce a decoder that uses information from multiple
rounds of stabilizer measurements [18] or from the spatial
connectivity of the device [19] to determine the appropri-
ate correction. Unfortunately, performing the decoding
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calculation in software at a high level of the hardware
stack hinders low-latency correction and fast feed-forward
control due to the communication and computation over-
head [7].
In this Letter, we overcome this bottleneck by perform-
ing both QEC decoding and control with custom low-
latency hardware, which acts as a classical co-processor to
our quantum processor. We demonstrate repeated active
correction as well as real-time decoding of multi-round
stabilizer measurements. We show that the decoding
strategy successfully mitigates stabilizer errors and identi-
fies the encoded state with a latency far below the qubit
coherence times, while matching the results obtained by
post-processing on a conventional computer.
II. SETUP
For our demonstration, we implement a three-qubit
code that corrects bit-flip errors (Xˆ), and is sufficient to
encode one logical bit of classical memory. We use an IBM
five-transmon device similar to ibmqx2 [20, 21] (Fig. 1),
of which three transmons (D1, D2, D3) are used as data
qubits, and two (At, Ab) as ancilla qubits to measure
the stabilizers. Each qubit is coupled to a dedicated
resonator for readout and control. Additional resonators
dispersively couple D1, D2 with At and D2, D3 with Ab.
We perform CNOT gates between data and ancilla
qubits by using a sequence of single-qubit gates and
a ZX90 rotation driven by the cross-resonance interac-
tion [24]. By applying two CNOT gates in succession con-
trolled by two different data qubits with a single ancilla
as the target, the parity of the data qubit pair is mapped
onto the ancilla state. The same protocol is applied simul-
taneously to both data qubit pairs, with the shared qubit
D2 interacting first with At, then with Ab (Fig. 1b). The
ancilla measurement result at,b = 0(1) ideally corresponds
to even (odd) parity for the corresponding pair. We refer
to the complete sequence comprised of 4 CNOT gates
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FIG. 1. Stabilizer measurements on a five-transmon device. (a) Schematics of the device implementing the bit-flip code with
the data qubits D1, D2, D3 and the ancilla qubits At, Ab. Triangles represent the bus resonators coupling the qubits at their
vertices. A Josephson Parametric Amplifier [22] (Converter [23]) enhances the readout of At (Ab). (b) Gate and measurement
sequence for one round of stabilizer measurements. CNOT gates map the parity of D1 - D2 (D2 - D3) onto At (Ab) and are
applied concurrently two at a time. (c) Simplified setup diagram highlighting the closed loop central to active error correction
and decoding. For QEC cycles n ≤ N , the Processor stores the stabilizer results {at, ab}n acquired by the Receivers. When
n = N , it executes a custom function (here Decoder) and broadcasts the result back to the Pulse Sequencers for conditional
gates (here Xˆ). The same framework is used to execute a logical data measurement, where the Majority function is applied on a
single acquisition {d1, d2, d3}. Further detail is provided in Sec. II.
and ancilla measurement as a single error correction cycle.
The result of each cycle (the measurements at, ab) is a
syndrome which identifies which data qubit (if any) has
most likely been subjected to an Xˆ error.
Key to preserving a logical state is the capability of re-
peating such stabilizer measurements [6, 7, 10, 11], which
has two technical requirements. First, the two ancilla
qubits must be reused at every cycle, either by resetting
them to the ground state [25, 26] or by tracking their
state. For either reset or state-tracking by measurement,
we need to ensure that the readout process is nondestruc-
tive, i.e., the result is consistent with the qubit state at
the end of the measurement. This sets an upper limit
to the allowable photon number, and therefore to the
readout fidelity [27]. Second, the readout cavities must
be depleted of photons before starting the new cycle to
prevent gate errors. To accelerate the cavity relaxation
to its steady-state (near vacuum), we employ the CLEAR
technique [28] for the slower resonator coupled to Ab (Ta-
ble S2), reducing its average photon population to < 0.1
in 600 ns. Altogether, we measure a single-round joint
stabilizer readout fidelity of 0.61, averaged over the 8 com-
putational states of the data qubits (see Supplemental
Material Fig. S2).
An integral part of our experiment is the interdepen-
dence of qubit readout and control, mediated by fast
processing of the measurement results. For this purpose,
we use a combination of custom-made and off-the-shelf
hardware consisting of Pulse Sequencers, Receivers, and
a Processor (see Fig. 1c), all based on field-programmable
gate arrays (FPGAs). In particular, the storage capa-
bility of the Processor FPGA enables expansion beyond
one-time feedback protocols [8, 29, 30], where conditional
actions rely on single, or joint but simultaneous mea-
surements. During each QEC cycle, digital-to-analog
converters (DACs) in the Pulse Sequencers produce a
pre-programmed series of gate and measurement pulse
envelopes. Each returning readout signal is captured
by a Receiver channel via an analog-to-digital converter
(ADC), where it is integrated and compared against a
calibrated threshold to determine the qubit state [27, 29].
The Processor collects all the digitized results and stores
them in memory. After a preset number N of cycles have
been executed, the Processor feeds the stored values to
an internal custom calculation engine. The engine func-
tion result is broadcast to the Pulse Sequencers, which
conditionally apply a corresponding set of gates. The
overall latency to store and process the classical data and
to issue a conditional pulse is 590 ns, a small fraction of
coherence times [27].
We will explore three distinct approaches to the bit-flip
code. In all cases, we first prepare the logical excited
3state |111〉. Next, we apply one of the following schemes:
i) uncorrected, in which the cycle is performed but no
correction is applied to the data qubits based on the
syndrome measurements, and the ancilla qubits are not
reset; ii) repeated error correction (REC), in which a cor-
rection gate is conditionally applied to the data qubits
after each error correction cycle based on the syndrome
result, and the ancillas are reset; iii) decoder error cor-
rection (DEC), in which N cycles are performed without
ancilla reset or corrective gates and the set of syndromes
from all N cycles are used to determine and apply the
optimal correction via a decoder [18]. To assess how well
each code has protected the prepared state after a desired
number of cycles, we perform a logical data measurement.
This involves measuring the constituent physical data
qubits and computing the majority function over the dig-
itized results {d1, d2, d3}. In cases i) and ii), the majority
function is calculated offline. In case iii), the Processor
computes both the decoding and majority functions se-
quentially [27], making the result available for further
conditional operations.
III. RESULTS
We begin by comparing the REC protocol to the un-
corrected case (Fig. 2). For REC, there is a one-to-one
relation between the two-bit value syndrome {at, ab} and
one of the 3 possible corrective Xˆ gates (in blue in Fig. 2a),
or no gate at all. The same syndrome value is used to ac-
tively reset the ancilla qubits for use in subsequent cycles
(Fig. 2b).
When the correction is based on a single round of stabi-
lizer measurements, false positives (largely due to CNOT
gate and ancilla readout errors) immediately propagate
to the data qubits. These errors dominate in the case
of d1 and d3, whose average values decay faster with the
number of cycles than without active correction (Fig. 2b).
Conversely, the larger intrinsic error per cycle for d2 (due
to its shorter T1) is partially compensated by the pro-
tocol. Overall, this gain nearly balances out the errors
introduced by the active error correction, as shown by
comparing the results of the majority function (Fig. 2b).
REC can be thought of as repeated one-time feedback,
where the Processor storage and calculation engine are
unused. The added latency is considerable: for each cycle,
the stabilizer results are aggregated by the Processor and
forwarded to the Pulse Sequencers (400 ns), followed by
correction and reset operations (160 ns).
Improvements in logical state protection are achieved
by correlating multiple stabilizer measurements using the
DEC protocol. In Ref. [7], a simplified minimum-weight
perfect matching decoder [18] was used to post-process
the syndrome results and differentiate between true data
bit flips and false positives. We apply the same method
(Fig. 3), but with the crucial difference that the results
are processed in real time. Specifically, the Processor
acquires stabilizer measurement results for N cycles and
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FIG. 2. Real-time repeated error correction with ancilla reset
(REC). (a) Gate sequence for independent cycles of active
error correction. (b) Average digitized result for each of D1
(red), D2 (blue), and D3 (green) measurements after initializa-
tion in |111〉 and N cycles of (a) (full symbols). The results
are compared to those obtained with the same circuit, but
where data correct and ancilla reset operations are omitted
(empty symbols). (c) Average majority vote m for the data in
(b). The closed-loop circuit (full symbols) does not improve
over open-loop (empty). In both (b-c), solid (dashed) curves
are obtained from the model for the corrected (uncorrected)
case [27]. Error bars correspond to the range over 5 repetitions
of the experiment, consisting of 3000 shots each.
uses the engine to decode them into the appropriate set
of Xˆ gates using a precomputed lookup table. These
corrections are then applied by the Pulse Sequencers on
the data qubits. Finally, the data qubits are measured as
in Fig. 2, with the majority function also computed on the
Processor. Whereas for N ≤ 2 the decoder is ineffective –
as there are not enough records to identify ancilla readout
errors – a gap emerges at larger N (Fig. 3c) in favor of
the decoder. Furthermore, this scheme eliminates the
per-cycle latency cost; the latest ancilla results can be
processed while the next cycle is executing. The total
additional latency becomes fixed at 1300 ns (590 ns for
each Processor engine call, 120 ns for corrective gates),
approximately equal to that accrued over 2 REC cycles
(Table I).
In an effort to minimize errors by avoiding unneces-
sary quantum gates, it is important to move as many
operations as possible to the classical hardware. In this
case, we note that measuring the data qubits immedi-
ately after conditional Xˆ gates is equivalent to inverting
the classical measurement result. Therefore, in a final
experiment (Fig. 4, triangles) we dispense with the active
correction and instead filter the di results based on the
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FIG. 3. Real-time decoder-based error correction (DEC) and
logical measurement. (a) Gate sequence with active correction,
based on N rounds of stabilized measurements, followed by
simultaneous data qubit measurements and majority function.
The sequence in each cycle is identical to the uncorrected case
in Fig. 2 (including the cavity depletion, not shown). The
shaded areas highlight the real-time processing. (b) Average
results d1, d2, d3 following the conditional Xˆ gates in (a) (solid
symbols), compared to the uncorrected case (same as Fig. 2b)
(empty). Model curves for real-time correction are dash-dotted.
(c) Average majority vote m for the data in (b).
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FIG. 4. Comparison between different QEC schemes. Mea-
sured average majority result m for REC (circles, from Fig. 2)
and DEC with final active correction (squares, Fig. 3). The
results obtained by replacing the correction in DEC with a
PFU (triangles) match those obtained by post-processing (di-
amonds) the uncorrected data using the same decoder. In all
DEC cases and for N > 1, m stays above the result expected
from an equivalent idle time (gray curve). Inset: difference
between the average majority result for DEC with PFU and
REC.
Protocol Latency/cycle (ns) Fixed latency (ns)
REC 560 > 1e6
DEC 0 1300
DEC + PFU 0 1180
TABLE I. Additional latency compared to the uncorrected
protocol. The latency includes the time for classical processing,
as well as active correction, where applicable.
decoder output. This corresponds to a Pauli-frame up-
date (PFU) [2] applied just before the measurement. The
slight reduction in latency (120 ns) and error rate due to
the absence of these pulses consistently achieves 1− 2%
improvement for all N over the actively corrected case.
The results match those obtained by post-processing all
the data in software (diamonds), confirming that the fast
classical loop works as expected.
Finally, we evaluate the decoder against the majority
result we would obtain by replacing the QEC gates and
measurements with an idle time of equal duration. The
result shows that, for all N > 1, DEC has a higher success
probability of determining the initial state compared to
free decay (Fig. 4, gray curve).
IV. CONCLUSIONS
Although the experiment ends with the measurement
of the data qubits, the readily available majority result
may be used to condition additional operations on a
second encoded qubit, such as for teleportation of a S
gate [31]. More generally, the ability to update the Pauli
frame in real time will be essential to implement quantum
algorithms at the logical level. Since not all gates can be
transversal in any given code [32], conditional operations
based on the current frame can be used to complete the
universal gate set (e.g. T gates in the surface code [17].)
In conclusion, we have demonstrated the repeated mea-
surement and real-time processing of stabilizers for a
minimal bit-flip code. An intertwined readout and con-
trol system provides a real-time interface to the quantum
processor, converting a series of stabilizer results to the
current Pauli frame without interrupting the execution
of a potential algorithm. This approach is not limited to
superconducting qubits, but is applicable to any quantum
computing platform that faces coherence-limited opera-
tion.
Furthermore, this control architecture can be extended
to larger-distance circuits such as the surface code. How-
ever, in the current implementation, the size of the lookup
table limits the number of syndrome measurements that
can be processed simultaneously [27]. Future develop-
ment will target the hardware implementation of the
decoder [33], possibly using neural networks to optimize
performance [34].
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V. SUPPLEMENTAL MATERIAL
A. Methods
The real-time protocols presented in the manuscript
rely on the interconnection between the receivers (two
Innovative X6-1000M digitizers), the Processor (BBN
Trigger Distribution Module – TDM in Ref. [S1]), and
the Pulse Sequencers (BBN Arbitrary Pulse Sequencers
– APS2). The event sequence and the communication
between those instruments for the experiment in Fig. 3
in the main text are illustrated below.
1. Processor initializes Decoder for N cycles.
2. Pulse Sequencers perform the set of the gates for
the nth QEC cycle (all cycles are identical).
3. Pulse Sequencers perform a measurement on the
ancilla qubits At, Ab.
4. The ancilla qubit Receiver (Digitizer X6-1000M (A)
in Fig. S4) converts the readout signals into assigned
qubit states. The results {ant , anb } are fed back to
the Processor, which stores them in the appropriate
registers.
5. Repeat from step 2 until the N cycles are completed.
6. Processor loads the stored syndromes {ant , anb } for
n = 1...N
7. Decoding step: Processor calls a lookup table with
the mapping between the aggregate syndrome mea-
surements and the most likely bit flip errors [S2].
There are 8 possible decoder outputs, corresponding
to up to one bit flip for each of the 3 data qubits
(an even number of bit flips on the same qubit will
cancel each other).
8. Processor broadcasts the results of decoding to all
the Pulse Sequencers.
9. Pulse Sequencers issue the corrective Xˆ gates to the
appropriate data qubits.
10. Initialize Majority function.
11. Measure the data qubits D1, D2, D3.
12. The data qubit Receiver (Digitizer X6-1000M (B))
converts the readout signals into assigned qubit
states. The results {d1, d2, d3} are fed back to the
Processor, which stores them in the appropriate
registers.
13. Processor loads the stored {d1, d2, d3}. These re-
sults are also saved on the measurement computer
(Fig. 3b).
14. Processor applies the majority function on the bits
above.
15. Processor broadcasts the result to all the Pulse
Sequencers.
16. A Pulse Sequencer issues a digital output when
the majority output equals 1. This is acquired by
one of the digitizers and saved on the measurement
computer (Fig. 3c).
B. Classical hardware
To facilitate this sequence, key modifications were made
to the Pulse Sequencer and Processor gateware, relative to
the system described in Ref. [S1]. In particular the ‘steer-
ing logic’ was greatly expanded to enable the necessary
Processor functions. The logic defines the relationship be-
tween measured inputs and control commands broadcast
to the Pulse Sequencers.
First, acceleration engines were implemented on the
Processor. The two engines currently available support
the calculations necessary for the bit-flip code: Decod-
ing and Majority. The Decoding lookup table stores a
mapping of precomputed combinations relating syndrome
measurements and data qubit errors. Currently the table
supports up to eight cycles, with two ancilla measure-
ments per cycle. The Majority function, here used on the
final data qubit readout, can operate on up to 32 bits.
Second, to store measurement and calculation results,
4 kB of block RAM is allocated on the Processor FPGA.
This memory allows the Processor to accumulate mea-
surement results to be used by the engines (Fig. 1c).
Calculation results are also stored in this memory, at
separate addresses from the measurement results.
Section IV of Ref. [S1] describes the original communi-
cation capability between Pulse Sequencers and Processor.
Broadcasts from the Processor were limited to triggers
and the results of one-time measurements. Consequently,
for this work, the one-way SATA communication link was
modified to support additional data transfer functional-
ity. The link now also supports address and data pair
transfers (sent as an eight-byte message). In this way,
the Processor can transmit selected contents of its block
RAM, such as engine results, to all Pulse Sequencers. In
the case of active correction, a Pulse Sequencer utilizes
this information to emit a pulse 590 ns after the last
measurement result is made available (Table S1).
Control functions have been integrated into a publicly-
available software stack [S5] to initialize the steps in
Sec. V A and manage the address space in the Processor
block RAM.
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FIG. S1. Detailed gate circuit for the active correction case of Fig. 3 and N = 2. All pulses are generated by BBN APS2 pulse
sequencers [S1] and upconverted with I/Q mixers to the desired qubit and cavity frequencies (see Table S2). For simplicity, only
one channel per I/Q pair is shown and state preparation is omitted. Single-qubit gates are implemented with a diatomic Clifford
library made of Xpi/2 and partial Z rotations [S3]. CNOT gates are implemented by concatenating echo cross-resonance (CR)
pulses with the appropriate single-qubit gates [S4]. For each qubit, a single channel is used to produce its own gates and all the
CR tones where it plays the role of the control qubit. Thus, for example, the D2 channel switches coherently between fD2, fAt,
and fAb to implement the CNOT targeting At first, followed by one targeting Ab (see Figs. 1a, S4). This is achieved using the
on-board fast frequency hopping developed in Ref. [S1]. Measurement pulses are also generated by one I/Q pair per qubit, with
the exception of D1, D3, whose pulses are combined and applied simultanously to both qubits.
Step Latency (ns)
Receiver to Processor interface 20
Measurement storage in RAM 50
Engine initialization and calculation 150
Processor to PS module interface (8 bytes) 210
PS branching and waveform preparation 130
DAC output 30
Total 590
TABLE S1. Additional latency after qubit state assignment.
Latency includes the time to execute a Processor Engine,
broadcast its results, and play corrective pulses from a Pulse
Sequencer (PS).
VI. NUMERICAL SIMULATIONS
In this section we describe the model and methods used
to obtain the numerical simulation results shown in the
main text. We chose not to do a full time-dependent mas-
ter equation simulation of the error correction, as such an
open system simulation is numerically intensive. Further,
for the real-time error correction with ancilla reset, inter-
spersing strong measurement and conditional operations
within a time-dependent evolution is a nontrivial task.
Instead, we use a simulation model that is approximate,
but with well-controlled error that does not significantly
reduce the accuracy of our results. We aim for qualitative
agreement with the experimental results using a model
with no fit parameters (i.e. we do not search amongst
models for a best fit to the data), with all free parameters
in our model determined by independent characterization
of the device.
Each round of the error correction can be thought of
as an entangling operation (CNOT gates), followed by a
measurement operation, followed by an optional correction
and ancilla reset operation. This can be represented by
the following composition of linear maps
ρi+1 = Rm ◦M ◦ E (ρi) , (S1)
where ρi is the state after the i’th round of error correc-
tion, and E ,M, andRm are the entangling, measurement,
and correction/reset operations respectively, with the cor-
rection/reset operation being conditional on the vector of
ancilla measurement outcomes m. We now describe how
we simulate each of these operations in detail.
A. The Entangling Operation
The ideal entangling operation is a sequence of CNOT
gates between the data and ancilla qubits. We account for
experimental imperfections in two ways, which roughly
correspond to a separation of the coherent and incoherent
error. We account for coherent error in the CNOT gates
using one of two models. Our first model for coherent error
8Qubit f01 (GHz) T
∗
2 (µs) T1(µs) ηkn (kHz) ¯ 1q 2q
At 5.313 26± 8 48± 9 30 (ηt1);
25 (ηt2)
0.075 0.003
0.07 (D1);
0.075 (D2)
Ab 5.362 39± 6 49± 2 8 (ηb2);
35 (ηb3)
0.135 0.004
0.07 (D2);
0.035 (D3)
D1 5.412 12± 4 29± 4 32 (η12) 0.25 0.0015
D2 5.220 10± 1 7.7± 0.6 72 (η23) 0.13 0.01
D3 5.408 38± 11 42± 4 0.22 0.001
TABLE S2. Device parameters. ηkn indicate the static crosstalk terms in Eq. (S3). ¯ is the single-qubit readout assignment
error, averaged over the two states. For each of D1, D2, D3, we also average this error over the state of the other two data qubits,
to account for the crosstalk arising from their simultaneous measurement. The crosstalk between At and Ab is negligible.  denote
the average single- and two-qubit (target qubit between brackets) Clifford gate errors obtained by randomized benchmarking [S6].
This device was also used in Ref. S7 in a separate cooldown.
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FIG. S2. (a) Repeated stabilizer measurement. pt(b) = e/o is
the single-shot parity assigned to the corresponding data qubit
pair, with e↔ 0 and o↔ 1 indicating their relation to at(b).
(b) Probability to detect joint parity ee, eo, oe, and oo for N =
1 cycle of Fig. 1b and each of the 8 D1D2D3 computational
states as input. (c) Average result of the individual parity
measurements at (circles) and ab (squares), as a function of
number of cycles N , for initial states |000〉 (blue) and |111〉
(red). (d) Same as (c), but displaying the average of the joint
parity measurement atab. Note that the ancillas are not reset
between cycles.
in the CNOT gates is that there is some over-rotation
in the ZX-interaction, and stray ZZ-coupling between
connected pairs of qubits. The CNOT gate on data qubit
d and ancilla qubit a is described by the unitary
Uˆad = Zˆ
d
90Xˆ
a
90 exp
(
−iHˆad tad
)
, (S2)
where Zˆd90 (Xˆ
a
90) is a single qubit 90
◦ rotation on data
qubit d (ancilla qubit a) about the Z (X) axis, which
we assume is perfect. The cross-resonance interaction
Hamiltonian is given by
Hˆad =
pi/2 + βda
2tad
Zˆd ⊗ Xˆa +
∑
k,n∈C
ηknZˆk ⊗ Zˆn, (S3)
where we use a compact notation for our operators that
assumes an identity operator on a qubit unless otherwise
written.
Here tad and ηkn are the gate length, and experimentally
characterized ZZ-coupling matrix. The set C describes
all qubits that are connected by a resonator (such that
a stray ZZ-coupling exists) but with connections to the
data qubit d removed. This is because we implement a
single-echo CR gate [S8, S9], which cancels the leading
order effect of stray ZZ-coupling with the data qubit.
The angle βda characterizes the over-rotation error, which
we estimate from 2-qubit randomized benchmarking (RB)
of our CNOT gates. This is an overestimate of the ro-
tation error, as both decoherence and ZZ-coupling also
contribute to the RB decay. However, we take an overly
cautious view of our device performance and attribute all
of the RB decay to over-rotation error.
It is important to note that the Hamiltonian in Eq. (S3)
is a simplification of the actual time-dependent Hamil-
tonian describing the fact that there is a pulse-shape
associated with the CR drive. The dynamics generated
by such a time-dependent Hamiltonian and Eq. (S3) are
equivalent if there is no ZZ-coupling. When ZZ-coupling
is present, the time-dependent version of Eq. (S3) no
longer commutes with itself at different times, and the
9FIG. S3. Repeated parity measurements for the computational states complementary to Fig. S2.
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expression in Eq. (S2) is not the full transformation, but
the leading order approximation via a Magnus expansion.
While it is important to point out these (and other) dis-
crepancies between theory and experiment, we do not
believe that they have a significant enough effect to di-
minish the qualitative conclusions of our simulations.
Our second model for coherent error also uses the uni-
tary of Eq. (S2) generated by Eq. (S3), but with βda = 0
for all data-ancilla pairs (keeping the stray ZZ-coupling).
Instead, we model the ancilla qubit error probabilistically,
using the experimentally measured probabilities, γa, that
either of the ancilla qubits have erroneously changed state
after the entangling operation (i.e. conditioned on no data
qubit error). We draw a pseudorandom number s, and if
s < γa we say that an error has occurred and flip the state
of the ancilla qubit. This probabilistic model for coherent
error is in fact not coherent, but is rather the incoherent
approximation to the coherent error sources that cause
ancilla qubit flips. In our simulations, the ancilla flips
are (potentially) implemented after the CNOT unitary
operation.
We include incoherent error by introducing decoherence
due to qubit relaxation (T1) and dephasing (T2). We fol-
low our imperfect unitary with a decoherence operation
Ntad , which we implement using the Kraus operator for-
malism [S10]. This operation implements an amplitude
and phase damping channel on all qubits (data and an-
cilla) using the experimentally characterized values of T1
and T2 for a time duration t
a
d that is the length of the
CNOT gate on data qubit d and ancilla qubit a.
The complete circuits for the entangling operation for
both models of the coherent error are given by
E1 = Nτ2 ◦ U22 ◦ U31 ◦ Nτ1 ◦ U12 ◦ U21 , (S4)
E2 = AF ◦ Nτ2 ◦ U22 ◦ U31 ◦ Nτ1 ◦ U12 ◦ U21 , βad = 0,
(S5)
where Uad (ρ) = Uˆad ρ(Uˆad )†, and AF is the probabilistic
ancilla flip of coherent error model 2. This circuit encodes
that fact that the CNOT gates are done simultaneously
in pairs, and as such τ1 = max[t
2
1, t
1
2] and τ2 = max[t
3
1, t
2
2].
In practice, we find minimal difference between the simu-
lation results of the two circuits, and the results presented
in the main text have used the second model of coherent
error, given by E2.
This separation of decoherence from the unitary opera-
tion is an approximation, and a more physically accurate
picture would arise from solving the time-independent
master equation
ρ˙ = −i
[
Hˆad , ρ
]
+
∑
n
(
1
T
(n)
1
D [σˆ−] + 1
2T
(n)
φ
D[Zˆ]
)
ρ,
(S6)
for a duration tjk for the CNOT gate on qubits dj and ak.
Here D[xˆ]ρ = xˆρxˆ† − {xˆ†xˆ, ρ} /2 is the usual dissipator,
and Tφ = 2T1T2/(2T1 − T2) is the pure dephasing rate.
The summation indexed by n is over all qubits (data
and ancilla) which in general have different coherence
times. Our decomposition into separate decoherence and
unitary operations captures the dominant effects of the
full simulation, and is accurate to the level we desire. It
also considerably simplifies the composition of multiple
CNOTs on different qubits into the full operation E .
B. The Measurement Operation
To simulate strong quantum measurement we use a
stochastic quantum simulation technique. After each
entangling operation, we calculate the probability that
each ancilla is in its excited state
p(a)e = Tr [|e〉〈e|a E (ρi)] . (S7)
We then generate two pseudorandom numbers, r(a). If
r(a) < p
(a)
e , we project ancilla a to the excited state, and
renormalize the density matrix. Otherwise, we project to
the ground state and renormalize.
This approach introduces probabilistic trajectories to
our simulation, and each set of states {ρi} describes a
round-by-round history of the system evolution for one
particular trajectory. We perform this simulation many
times to generate sufficient realizations of the stochastic
evolution to calculate the average evolution
ρ¯i = E
[
ρki
]
=
1
K
∑
k
ρki (S8)
where ρki is the k’th realization of the simulation at the
i’th round, and K is the total number of realizations. In
practice we have chosen K = 105.
We introduce noise into the measurement operation in
the following ways. We simulate decoherence during the
measurement process by following or preceding the an-
cilla state projection by the phase and amplitude damping
channel described in the previous section. As before, we
implement this decoherence on all qubits, for the measure-
ment time tm, and our simulations show little noticeable
difference between these orderings of the decoherence
channel and the projection operation.
To simulate measurement infidelity we again use a
stochastic technique. For each trajectory, at each round
we store the measurement results for later use in our
decoder during the correction operation. We draw a
second pair of random numbers, and if either of these is
less than the corresponding measurement infidelity, we
flip the value of the stored result for that ancilla. We
emphasize that we are not flipping the state of the ancilla
in ρki but only of the stored classical bit representing the
measurement outcome.
Finally, we also simulate measurement back-action on
the measured ancilla qubit using a stochastic technique.
As before, we draw a third pair of random numbers, and if
either of these is less than the corresponding measurement
back-action rate, we flip the state of the ancilla, by acting
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directly on ρki . For both the measurement infidelity and
measurement back-action rates, we use values obtained
from the experimental characterization of measurement
we have performed for each ancilla qubit in our device.
This measurement back-action comes from effects not
captured by the standard description of dispersive mea-
surement in circuit QED, which is usually considered to
be quantum non-demolition [S11]. These effects can have
a variety of sources [S12–S17], and can be either incoher-
ent or coherent. Our device characterization indicates
that for our experiment these effects are likely incoherent,
hence the model we have chosen.
C. The Correction and Reset Operation
The final operation in our simulations is (optional)
correction of the data qubits, and (optional) reset of the
ancilla qubits. For simulations with no error correction at
all (which form the baseline control experiment), nothing
occurs during this operation. For multi-round decoding
using the decoder from Ref. [S2], the correction operation
happens only after the final round. In this case, m is a
2×N matrix containing the ancilla measurement results
for N rounds of error correction. The multi-round decoder
takes as input m, and outputs a correction operation,
consisting of either identity or Xˆ gates applied to each
data qubit, to apply to ρkN (as a reminder k indexes the
trajectory). We assume this correction operation can be
done without error, as it need not be done in physical
hardware, but only in software frame-tracking (see main
text).
For repeated single-round error correction, the correc-
tion operation happens after every round, and is therefore
applied to each ρki . Here, m is a 2× 1 vector containing
the ancilla measurement outcomes for only the i’th round.
No decoder is necessary to determine the correction in
this case, as the values of m determine which data qubits
should be flipped. The operator Cˆ1 ⊗ Cˆ2 ⊗ Cˆ3 is applied
to ρki , with each Cˆi ∈ {Iˆ, Xˆ}. This is followed by a condi-
tional flip (i.e. reset) of the ancilla qubits, that depends
on m.
As the repeated single-round correction must be ap-
plied in hardware, we believe it is worthwhile to simulate
error in the correction operation. We add additional deco-
herence before the correction gates, using the same phase
and amplitude damping channel as before (on all qubits).
This is to account for the lag time between measurement
and correction, during which the hardware determines
the appropriate correction. We also introduce errors into
the the correction gate Xˆ in one of two ways. The first
is an incoherent error model, where we assume that with
some probability (which can be determined from the ex-
perimentally characterized Xˆ gate error) the Xˆ gate fails,
and nothing happens to the qubit. As we have done
for all other stochastic processes in our simulation, we
implement this probabilistic failure using pseudorandom
number sampling.
The second possible way to implement errors is by
including the stray ZZ-interactions into the correction
gate via the Hamiltonian
Hˆcor =
pi
2t1q
Cˆ1Cˆ2Cˆ3Cˆ4Cˆ5 +
∑
k,n∈A
ηknZˆkZˆn, (S9)
where Cˆi ∈ {Iˆ, Xˆ} are the correction operators for the
data and ancilla qubits, with t1q the single-qubit gate
time. We have suppressed the tensor product symbols for
brevity of notation. The set A consists of all connected
qubits such that a ZZ-interaction exists between them.
Our imperfect correction unitary is thus given by
Uˆcor = exp
(
−iHˆcort1q
)
. (S10)
Following this unitary, we implement a final decoherence
operation on all qubits for a length equal to the single-
qubit gate time t1q. We again find little quantitative
difference between the simulation results with these two
reset error models.
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